• Companies
  • News
By technology
  • Python6k
  • AWS4.6k
  • Docker3.6k
  • Kubernetes3k
  • PostgreSQL2.6k
  • C++1.7k
  • Java1.7k
By category
  • Backend Developer9.4k
  • DevOps Engineer2.4k
  • Data Engineer2.2k
  • Machine Learning Engineer2.1k
  • Embedded Engineer1.8k
  • Full Stack Developer1.5k
  • Mobile Developer620
Work mode
  • On-site15.2k
  • Remote6k
  • Hybrid2k
Job type
  • Full-time22.4k
  • Part-time393
  • Contract339
  • Freelance122
  • internship5
  • seasonal1
Experience
  • Entry level
  • Mid level
  • Senior
  • Staff+
  • Engineering management

The job board for developers. Find your next role at companies that value great engineering.

© 2023-2026 . All rights reserved.

Logos provided by Logo.dev
All jobs

Senior Analog & Mixed-Signal IC Designer

Phizenix · Santa Clara, CA / Irvine, CA

Extracted from the posting

Base
Not stated
Remote
On-site
Stack
FinFET, SOI

Role Overview

We are seeking a highly experienced Senior or Staff Analog/Mixed-Signal IC Designer to join a world-class semiconductor team. The ideal candidate brings deep expertise in high-speed analog circuit design—spanning wireline transceivers, RFIC front-ends, and precision data converters—and has a track record of delivering silicon in advanced FinFET or SOI processes. This is a high-impact individual contributor or technical lead role focused on next-generation silicon for data communications, wireless, and compute applications.

Key Responsibilities

  • Design and verify high-speed analog and mixed-signal circuits including ADCs, DACs, PLLs, clock distribution, laser/modulator drivers, and transimpedance amplifiers (TIAs).
  • Architect and implement wireline SerDes front-ends, optical interconnect ICs, and multi-GHz analog signal chains from concept through tape-out.
  • Develop transistor-level schematics and layouts in advanced FinFET (7–16 nm) or SOI technologies; collaborate with layout engineers to meet stringent PPA targets.
  • Drive pre-silicon simulation and post-silicon bring-up; analyze measured silicon data and iterate on design to close specification gaps.
  • Partner with digital, CAD, and systems teams to define mixed-signal partitioning, interface specs, and shared design methodologies.
  • Produce detailed design documentation and present technical progress to cross-functional stakeholders and leadership.
  • Mentor junior designers and contribute to best-practice development across the organization.

Required Qualifications

Education & Experience

  • Ph.D. in Electrical Engineering (or related) with 6+ years of analog/mixed-signal IC design experience, OR
  • MS. in Electrical Engineering (or related) with 8+ years of analog/mixed-signal IC design experience.

Core Technical Skills

  • Analog / high-speed circuit design: wideband amplifiers, comparators, bias networks, ESD-tolerant I/Os.
  • Laser/modulator drivers and transimpedance amplifiers (TIAs) for optical interconnect applications.
  • High-speed ADC and DAC design (pipeline, SAR, flash, current-steering); including low-speed (LS) converters for control and calibration planes.
  • Clocking systems: DLLs, resonant/CMOS clock distribution, fractional-N synthesis, jitter budgeting, oscillators (LC/Ring).
  • Hands-on design in advanced FinFET nodes (TSMC / Samsung 5–16 nm) and/or Silicon-On-Insulator (SOI) processes.

Preferred Qualifications

  • RFIC design experience: LNA, mixer, PA driver, Broadband amplifiers, RF front-end modules.
  • Familiarity with high-speed wireline PHY architectures (56G / 112G PAM-4 SerDes, NRZ).
  • Background in optical module ICs (TOSA/ROSA driver ASICs, coherent DSP interfaces).
  • Proficiency with Cadence Virtuoso, Spectre / APS / Ultrasim, and industry-standard layout tools.
  • Proficient in designing RF passives like transmission lines, inductors, Tcoils, etc using EM tools like EMX, Peakview, etc.
  • Lab characterization skills: oscilloscopes, VNAs, spectrum analyzers, BERT setups.
  • Publications or patents in analog/mixed-signal IC design are a plus.

Technologies

FinFETSOI
Phizenix
Phizenix

Job details

TypeFull-time
Work ModeOn-site
LevelSenior
Location🇺🇸Santa Clara, CA🇺🇸Irvine, CA
PostedAug 15, 2026
Apply Now

Related jobs

Blue River Technology

Radar Perception Engineer

Blue River Technology
Remote-USRemote · Full-timePython · C++ · TensorFlow
Samsara

Firmware Engineer

Samsara
Remote - Austin; Remote - Seattle; San Francisco, CA, United StatesRemote · Full-timeC · C++ · IoT
Outside Analytics

Embedded C++ Software Engineer (5808) (Broomfield, CO) (Abil to obtain Secret)

Outside Analytics
🇺🇸 Broomfield, COOn-site · Full-timeC++ · C · embedded Linux