• Companies
  • News
By technology
  • Python6.1k
  • AWS4.6k
  • Docker3.6k
  • Kubernetes3k
  • PostgreSQL2.6k
  • C++1.8k
  • Java1.7k
By category
  • Backend Developer9.4k
  • DevOps Engineer2.4k
  • Data Engineer2.2k
  • Machine Learning Engineer2.1k
  • Embedded Engineer1.8k
  • Full Stack Developer1.5k
  • Mobile Developer622
Work mode
  • On-site15.2k
  • Remote6k
  • Hybrid2k
Job type
  • Full-time22.3k
  • Part-time393
  • Contract345
  • Freelance119
  • internship4
  • seasonal1
Experience
  • Entry level
  • Mid level
  • Senior
  • Staff+
  • Engineering management

The job board for developers. Find your next role at companies that value great engineering.

© 2023-2026 . All rights reserved.

Logos provided by Logo.dev
Add
4,057 matches
Most relevantNewestHighest base
Astera Labs

Senior Principal Technologist – Memory

2 months ago
Astera Labs · San Jose, CA
On-siteFull-timeCXL · Ethernet
Astera Labs

Senior Principal Photonics Test Engineer

2 months ago
Astera Labs · San Jose, CA
On-siteFull-timeCXL · Ethernet
Archer

Principal Solution Architect – Supply Chain Systems

2 months ago
Archer · San Jose, CA
On-siteFull-timeJava · Python
Archer

Principal AI Research Engineer

2 months ago
Archer · San Jose, CA
On-siteFull-timePython · TensorFlow
Archer

Lead Mission Systems & Integration Engineer – Special Programs

2 months ago
Archer · San Jose, CA
On-siteFull-timeC++ · Python
Archer

Lead Flight Controls & Software Engineer – Special Programs

2 months ago
Archer · San Jose, CA
On-siteFull-timeC++ · MATLAB
Archer

Lead Engineer, Embedded

2 months ago
Archer · San Jose, CA
On-siteFull-timeC++ · Python
Arc Institute

Director, Machine Learning, Virtual Cell Initiative

2 months ago
Arc Institute · Palo Alto, CA
On-siteFull-timePython · TensorFlow
Arc Institute

Director, Machine Learning, Alzheimer's Disease Initiative

2 months ago
Arc Institute · Palo Alto, CA
On-siteFull-timePython · TensorFlow
Anthropic

Software Engineering Manager, Network Security

2 months ago
Anthropic · San Francisco, CA
On-siteFull-timeAWS · GCP
Anthropic

Safeguards Enforcement Lead, Cyber Harms

2 months ago
Anthropic · Washington, DC
HybridFull-time
Anthropic

Reporting and Controls Lead, Data Center Capacity Delivery

2 months ago
Anthropic · Remote-Friendly, United States
RemoteFull-time
Anthropic

Manager of Applied AI Architecture, Commercial

2 months ago
Anthropic · San Francisco, CA
HybridFull-timeClaude · AI systems
Anthropic

Manager, Forward Deployed Engineering

2 months ago
Anthropic · New York, NY
On-siteFull-timeClaude · AI systems
Anthropic

Manager Applied AI Architecture, Healthcare & Life Sciences

2 months ago
Anthropic · New York, NY
HybridFull-timeClaude · AI systems
Anthropic

Engineering Manager, Research Data Platform

2 months ago
Anthropic · San Francisco, CA
HybridFull-timePython · Kubernetes
Anthropic

Engineering Manager, Hardware Platform Security

2 months ago
Anthropic · San Francisco, CA
HybridFull-timePython · Go
Apptronik

Staff Perception Hardware Engineer

2 months ago
Apptronik · Austin, TX
On-siteFull-timesensor technology · computer vision
Apptronik

Staff Electrical Engineer - Sensor FPGA

2 months ago
Apptronik · Sunnyvale, CA
On-siteFull-timeFPGA · PCB design
ApartmentIQ

Head of Product, AI Workflows

2 months ago
ApartmentIQ · Remote
RemoteFull-timeAI · Machine Learning
  • Previous
  • 1
  • More pages
  • 122
  • 123
  • 124
  • More pages
  • 203
  • Next
Astera Labs

Senior Principal Technologist – Memory

Astera Labs · 🇺🇸 San Jose, CA · posted 2 months ago
ApplyFull posting

Extracted from the posting

Base
Not stated
Remote
In person, San Jose; some travel required
Funding
NASDAQ: ALAB
Stack
CXL, Ethernet, NVLink, PCIe

The posting, condensed

Senior Principal Technologist focused on memory solutions, leveraging CXL, PCIe, and DRAM architecture expertise to drive data center memory product definition and engage directly with hyperscaler customers in San Jose.

About Astera Labs →

The full posting

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Are you passionate about pushing the boundaries of system, memory, software, and chip architecture? Do you thrive when pitching cutting-edge technology solutions to customers and industry partners? We are seeking a creative customer facing Technologist to help facilitate Astera’s development of data center memory solutions. In this role, you will play a pivotal role in driving the architecture and definition of future products by leveraging your expertise in system architecture, SOC memory sub-system architecture, PCIe/CXL technologies, DRAM/memory architecture, and hardware-software co-design. You will have the opportunity to directly engage with customers, influence product features and roadmap, and help drive innovation to better solve our customers’ bottlenecks in hyperscale data centers.

This role is fully in person, in San Jose. Some travel may be required.

Basic qualifications 

  • BS in Electrical or computer engineering, MS or PhD preferred.
  • ≥10 year’s experience developing memory-related solutions and integrating them into systems/racks for data centers
  • Deep experience with PCIe 5/6, and CXL including protocol level depth
  • Expertise in OS software integration including memory allocation/management
  • Recent experience with silicon architecture and development especially SOCs with memory controllers (DDR*, LPDDR*, HBM, etc)
  • Deep expertise and understanding of memory components (DRAM, etc)
  • Strong understanding of datacenter system architecture and design challenges
  • Strong understanding of “full stack” solutions from silicon to application integration
  • Experience working in a customer-facing role with the ability to articulate technical concepts, influence decision-making, and build business cases
  • Ability to dig deeply into technical challenges and use cases
  • Excellent communication and interpersonal skills with the ability to collaborate effectively with internal teams and external partners.
  • Demonstrated leadership capabilities with a track record of driving cross-functional technical initiatives and delivering results in a fast-paced environment.
  • Willingness to travel occasionally for customer meetings and industry events.
  • Preferred experience 

    • Expertise in JEDEC-defined memory interface specifications
    • Expertise in memory ECC and error handling
    • Experience in product integration with BIOS, kernel, OS, tooling, and BMCs
    • Experience with board and system design
    • Existing engagement and robust network within industry organizations such as PCI-SIG, OCP, JEDEC, CXL, etc.
    • Hands-on silicon development experience

    Salary range is $205,000 to $255,000 depending on experience, level, and business need. This role is eligible for discretionary bonus, incentives and benefits.

    We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.