• Companies
  • News
By technology
  • Python6k
  • AWS4.6k
  • Docker3.6k
  • Kubernetes3k
  • PostgreSQL2.6k
  • C++1.7k
  • Java1.7k
By category
  • Backend Developer9.4k
  • DevOps Engineer2.4k
  • Data Engineer2.2k
  • Machine Learning Engineer2.1k
  • Embedded Engineer1.8k
  • Full Stack Developer1.5k
  • Mobile Developer620
Work mode
  • On-site15.2k
  • Remote6k
  • Hybrid2k
Job type
  • Full-time22.4k
  • Part-time393
  • Contract339
  • Freelance122
  • internship5
  • seasonal1
Experience
  • Entry level
  • Mid level
  • Senior
  • Staff+
  • Engineering management

The job board for developers. Find your next role at companies that value great engineering.

© 2023-2026 . All rights reserved.

Logos provided by Logo.dev
Add
27 matches
Most relevantNewestHighest base
Ethernovia, Inc.

Senior ASIC (Front-End) Design Engineer

1 month ago
Ethernovia, Inc. · San Jose, CA
On-siteFull-timeVerilog · VHDL
Ethernovia, Inc.

Senior ASIC Design Verification Engineer

1 month ago
Ethernovia, Inc. · San Jose, CA
On-siteFull-timeSystemVerilog · Verilog
SpaceX

Physical Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Palo Alto, CA
On-siteFull-timeCadence · Synopsys
SpaceX

Physical Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Austin, TX
On-siteFull-timeCadence · Synopsys
SpaceX

Physical Design Engineer (Silicon Engineering)

1 month ago
SpaceX · Irvine, CA
On-siteFull-timeCadence · Synopsys
Waymo

Staff SoC Design Engineer

2 months ago
Waymo · Mountain View, CA
On-siteFull-timeVerilog · SystemVerilog
Hudson River Trading

Physical Design Engineer

2 months ago
Hudson River Trading · Austin, TX
On-siteFull-timeASIC · FPGA
  • Previous
  • 1
  • 2
Ethernovia, Inc.

Senior ASIC (Front-End) Design Engineer

Ethernovia, Inc. · 🇺🇸 San Jose, CA · posted 1 month ago
ApplyFull posting

Extracted from the posting

Base
Not stated
Equity
Pre-IPO ISO options included
Remote
Hybrid, San Jose CA
Funding
$154M total ($90M Series B, $64M Series A)
Stack
Verilog, VHDL, SystemVerilog, Cadence

The posting, condensed

Senior ASIC front-end design engineer responsible for digital SoC design from micro-architecture through silicon delivery for automotive networking chips. Work with system architects and verification engineers on high-performance custom silicon for Ethernet and vehicle networks. 10+ years RTL design experience required; Verilog/SystemVerilog stack.

About Ethernovia, Inc. →

The full posting

About Ethernovia, Inc.

Ethernovia is developing the future of Ethernet-based networks to realize the full potential of software-defined and autonomous vehicles, robotics and other intelligent machines. Founded in 2018, the company’s breakthrough data transport and acceleration technology is ushering in a new era of connectivity and capabilities in the vehicle and at the edge, including highly reliable autonomy, over-the-air servicing and AI-backed applications.

Ethernovia's co-founders are serial technology entrepreneurs with multiple prior successful ventures together. We are well-funded and backed by some of the worlds’ leading technology investors, having secured $154M ($90+M Series-B and $64M Series-A) in total funding to date:

  • Ethernovia Raises Over $90 Million Series B to Scale Leading-Edge Autonomy and Physical AI Networking Chips
  • Ethernovia Raises $64 Million to Accelerate the Revolution of Vehicle Networks | Business Wire (financial backers include: Porsche SE, Qualcomm, AMD, Western Digital, Maverick Silicon, Socratic Partners, Conduit Capital, and CDIB-TEN Capital)

Ethernovia has been recognized in EE Times' prestigious list of the Top 100 Startups for 2025.

  • March 2026: Ethernovia Announces HSB-Enabled Networking Board for NVIDIA Holoscan Platforms
  • January 2024: Our CEO Ramin Shirani Named MotorTrend Software-Defined Vehicle Innovator Awards Winner (ethernovia.com)
  • September 2023: Continental and Ethernovia Announce Partnership to Develop Automotive Switch in 7nm
 - Ethernovia
  • Connected Car News: Helios, Continental, Ethernovia, Avanci, BMW, Mapbox, Porsche, SEMA, Honda, UltraSense, Flex Logix, Diodes Inc., Garmin, Toyota & Caruso | auto connected car news

With talented employees on 4 continents, we have filed 50+ patents to date.

Join Ethernovia’s team to make a lasting impact on the future of packet processor-centric networking solutions to support the real-time sensor, Physical AI, and control data demands of software-defined autonomy across vehicles, robots and intelligent machines. Come share in our success with pre-IPO shares, competitive compensation, and great benefits while growing your knowledge and career with world class talent. We are looking for talented engineers and leaders who have an entrepreneurial spirit and want to drive cutting edge designs from concept to silicon to the future of mobility.

Senior ASIC Front-End Design Engineer

Summary:

  • As a Senior ASIC Front-End Design Engineer, you will be responsible for all aspects of digital SoC design, from micro-architecture specification, RTL, verification, synthesis, lint, CDC, LEC, and static timing analysis to deliver a design meeting target power, performance, and area goals.
  • Work with system architects, software, hardware, and verification engineers to plan, architect, design, implement, and deliver advanced automotive communication semiconductors and systems.
  • You will be on the leading edge of the development and definition of advanced, high-performance custom silicon that embodies functions from a wide range of protocols, algorithms, and applications.
  • Expected to flesh out product definitions with precise specifications of: an ASIC's internal and external interactions, data flow, processing algorithms across a number of disciplines, resource management, and software interfaces.
  • You will be a trusted self-starter who can work with very little guidance or oversight.
  • This position is located in: San Jose, CA (Hybrid)

Key Qualifications:

  • BS and/or MS in Electrical Engineering, Computer Science, or related field
  • Minimum 10+ years of ASIC RTL design and/or architecture experience
  • Proven track record with the development of complex SoCs
  • Strong understanding of digital design fundamentals and methodologies
  • In-depth knowledge of Verilog/System Verilog and simulation tools.
  • Self-motivated and able to work effectively both independently and in a team

Additional Success Factors:

Experience in any of the following areas:

  • Networking (Ethernet MAC, PHY, Switching, TCP/IP, security, PCIe and other industry standard protocols)
  • Video standards, protocols, processing
  • Digital signal processing filters
  • IP integration (SerDes, controllers, processors, etc.)
  • Perl, TCL, C/C++, Make

Personal Skills:

  • Excellent communication/documentation skills.
  • Attention to details.
  • Collaboration across multidisciplinary and international teams.

What You Can Expect from Ethernovia:

  • Technology depth and breadth expansion that can’t be found in a large company
  • Opportunity to grow your career as the company grows
  • Pre IPO stock options
  • Cutting edge technology
  • World class team
  • Competitive base salary
  • Flexible hours
  • Medical, dental and vision insurance for employees

Salary Range:

  • The actual offered base salary for U.S. locations will vary depending on factors such as work location, individual qualifications, specializations, experience, skills, job-related knowledge, and internal equity. The annual salary range for this position is $200,000 - $300,000. The compensation package will also include incentive compensation in the form of pre-IPO ISO options, in addition to base salary and a full range of medical and other benefits.

#LI-Hybrid