BLACK FRIDAY - Get 50% off new job postings now through Dec 31 using code BLACK50

RISC-V jobs

Open developer roles that use RISC-V, pulled straight from company job boards and refreshed every few hours.

72

open roles

9

posted this week

0

fully remote

4

pay $150k+

Latest openings

Filter in search →

Engineer, CPU Performance Verification

Tenstorrent - Austin, TX +1 - Hybrid

C++PythonRISC-V

$100k–500k1 day ago

Senior Flight Software Developer

Syntronic - Brampton, ON - On-site

C++VxWorksDocker

Verification Engineering Lead/Manager

Omni Design Technologies - Milpitas, CA +1 - On-site

SystemVerilogUVMVerilog

Director of Embedded Software & FPGA Engineering

Loft Orbital Solutions - Golden, CO +1 - On-site

$195k–275k3 days ago

Firmware Engineer

Normal Computing Corporation - Mountain View, CA +1 - Hybrid

$178k–243k4 days ago

Hardware Engineer, RTL

Normal Computing Corporation - Mountain View, CA +1 - Hybrid

SystemVerilogVivadoRISC-V

$200k–400k4 days ago

Modelling Lead (SystemC / Virtual-Platform Architect)

Lumilens - San Jose, CA - On-site

SystemCTLM-2.0C++

Embedded Software Engineer

Base Power Company - Austin, TX - On-site

Sr. Software Engineer, Systems Framework & Infrastructure

Tenstorrent - Toronto, ON - On-site

RISC-VC++Python

EDA Tools & Design Automation Engineer

Tenstorrent - Santa Clara, CA - On-site

RISC-VSystemVerilogVerilog

Business Development Lead, Autonomy & Robotics

Tenstorrent - Santa Clara, CA - On-site

Technical Program Manager, Systems Engineering

Tenstorrent - Toronto, ON - On-site

Sr. Engineer, Silicon Development Infrastructure

Tenstorrent - Austin, TX - On-site

RISC-VEmulationPrototyping

Technical Program Manager, Platform & Runtime Engineering

Tenstorrent - Austin, TX +2 - On-site

RISC-VPythonC++

Sr. Staff Engineer, IP Runtime

Tenstorrent - Austin, TX +1 - Hybrid

RISC-VC++Python

ATE Test Development Engineer

Tenstorrent - Austin, TX +2 - On-site

RISC-VVerilogSystemVerilog

Low-Level Software Engineer, LLK

Tenstorrent - Toronto, ON - On-site

RISC-VCassembly

Datacenter & Agentic AI Workload Performance Optimization Engineer

Tenstorrent - Santa Clara, CA +1 - Hybrid

RISC-VAI platformssemiconductors

Formal Verification Engineer

Tenstorrent - Santa Clara, CA - Hybrid

RISC-VVerilogSystemVerilog

Datacenter & Agentic AI Workload Performance Analysis Engineer

Tenstorrent - Santa Clara, CA - On-site

RISC-VAI platforms

Principal Engineer, Architecture & Performance Research for Data Center and Agentic AI CPU

Samsung Semiconductor - San Jose, CA - On-site

RISC-VSystemVerilogVerilog

Test Engineer, System-Level Test (SLT)

Tenstorrent - Austin, TX +2 - On-site

RISC-VVerilogSystemVerilog

Staff Technical Program Manager, Data Center Deployment

Tenstorrent - Toronto, ON - On-site

RISC-VAITensorRT

Mixed Signal IC Layout Engineer

Tenstorrent - Santa Clara, CA - On-site

RISC-VCadenceSynopsys

Sr. Engineer, Performance Infrastructure (RISC-V)

Tenstorrent - Austin, TX +1 - On-site

RISC-VPythonC++